

BEE 271 Digital circuits and systems

Spring 2017

Lecture 6: Signed numbers and adders

Nicole Hamilton

<https://faculty.washington.edu/kd1uj>

Topics

1. Signed numbers
2. Adders

Binary numbers

Unsigned numbers

- All bits represent the magnitude of a positive integer

Signed numbers


- Left-most bit represents the sign.

Negative Numbers

1. Need an efficient way to represent negative numbers in binary.
 - Both positive & negative numbers will be strings of bits.
 - Use fixed-width formats (4-bit, 16-bit, etc.)
2. Must provide efficient mathematical operations.
 - Addition & subtraction with potentially mixed signs.
 - Negation (multiply by -1).

MSB


LSB



Unsigned binary

Sign MSB

LSB



Signed binary

Negative numbers can be represented in following ways:

Sign + magnitude

1's complement


2's complement

$b_3 b_2 b_1 b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

Table 3.2. Interpretation of four-bit signed integers.

Sign + magnitude

$b_3 b_2 b_1 b_0$	Sign and magnitude
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-0
1001	-1
1010	-2
1011	-3
1100	-4
1101	-5
1110	-6
1111	-7



Sign + magnitude

$b_3 b_2 b_1 b_0$	Sign and magnitude
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-0
1001	-1
1010	-2
1011	-3
1100	-4
1101	-5
1110	-6
1111	-7

The first bit is the sign (+ or -) and the rest of the bits are the value as a positive binary number.

For example, in 4-bit sign + magnitude:

$$+5 = 0101$$

$$-5 = 1101$$

Sign + magnitude addition

$$\begin{array}{r} 0\ 0\ 1\ 0\ (+2) \\ +\ 0\ 1\ 0\ 0\ (+4) \\ \hline \end{array}$$

$$\begin{array}{r} 1\ 0\ 1\ 0\ (-2) \\ +\ 1\ 1\ 0\ 0\ (-4) \\ \hline \end{array}$$

$$\begin{array}{r} 0\ 0\ 1\ 0\ (+2) \\ +\ 1\ 1\ 0\ 0\ (-4) \\ \hline \end{array}$$

$$\begin{array}{r} 1\ 0\ 1\ 0\ (-2) \\ +\ 0\ 1\ 0\ 0\ (+4) \\ \hline \end{array}$$

Sign + magnitude addition

$$\begin{array}{r} 0\ 0\ 1\ 0 \ (+2) \\ + 0\ 1\ 0\ 0 \ (+4) \\ \hline 0\ 1\ 1\ 0 \ (+6) \end{array}$$

$$\begin{array}{r} 1\ 0\ 1\ 0 \ (-2) \\ + 1\ 1\ 0\ 0 \ (-4) \\ \hline 0\ 1\ 1\ 0 \ (+6) \end{array}$$

$$\begin{array}{r} 0\ 0\ 1\ 0 \ (+2) \\ + 1\ 1\ 0\ 0 \ (-4) \\ \hline 1\ 1\ 1\ 0 \ (-2) \end{array}$$

$$\begin{array}{r} 1\ 0\ 1\ 0 \ (-2) \\ + 0\ 1\ 0\ 0 \ (+4) \\ \hline 1\ 1\ 1\ 0 \ (-6) \end{array}$$

Adding with sign + magnitude

$b_3 b_2 b_1 b_0$	Sign and magnitude
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-0
1001	-1
1010	-2
1011	-3
1100	-4
1101	-5
1110	-6
1111	-7

If both operands have the same sign, adding works.

$$\begin{array}{r} 0010 \quad (+2) \\ + 0011 \quad (+3) \\ \hline 0101 \quad (+5) \end{array}$$
$$\begin{array}{r} 1010 \quad (-2) \\ + 1011 \quad (-3) \\ \hline 1101 \quad (-5) \end{array}$$

Problem with sign + magnitude

$b_3 b_2 b_1 b_0$	Sign and magnitude
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-0
1001	-1
1010	-2
1011	-3
1100	-4
1101	-5
1110	-6
1111	-7

But if the signs are different, it doesn't work.

$$\begin{array}{r} 1010 \quad (-2) \\ + 0011 \quad (+3) \\ \hline 1101 \quad (-5) \end{array}$$

Wrong

Must compare and subtract the smaller from the larger and use the sign of the larger for the result.

$$\begin{array}{r} 011 \quad (+3) \\ - 010 \quad (-2 \text{ w/o the sign}) \\ \hline 001 \end{array}$$

1's complement

$b_3 b_2 b_1 b_0$	1's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-7
1001	-6
1010	-5
1011	-4
1100	-3
1101	-2
1110	-1
1111	-0

The first bit is the sign (+ or -) and the rest of the bits are the value as a binary number if it's positive or with the bits inverted if it's negative.

For example, in 4-bit 1's complement:

$$+5 = 0101$$

$$-5 = 1010$$

Notice that 0 has two values: 0000 (+0) and 1111 (-0).

Adding in 1's complement

$b_3 b_2 b_1 b_0$	1's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-7
1001	-6
1010	-5
1011	-4
1100	-3
1101	-2
1110	-1
1111	-0

If both operands are positive,
adding works, not other wise.

$$\begin{array}{r} 0010 \\ + 0011 \\ \hline 0101 \end{array}$$

$$\begin{array}{r} 1101 \\ + 1100 \\ \hline 1001 \end{array}$$

(-6) Wrong

Adding in 1's complement

$b_3 b_2 b_1 b_0$	1's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-7
1001	-6
1010	-5
1011	-4
1100	-3
1101	-2
1110	-1
1111	-0

If either operand is negative, it's off by one because when there is an overflow, you cross two zeros, 1111 and 0000.

$$\begin{array}{r}
 1101 \quad (-2) \\
 + 0011 \quad (+3) \\
 \hline
 0000
 \end{array}
 \quad
 \begin{array}{r}
 1101 \quad (-2) \\
 + 1100 \quad (-3) \\
 \hline
 1001 \quad (-6)
 \end{array}$$

Correct by adding the overflow.

$$\begin{array}{r}
 1101 \quad (-2) \\
 + 0011 \quad (+3) \\
 \hline
 10000
 \end{array}
 \quad
 \begin{array}{r}
 1101 \quad (-2) \\
 + 1100 \quad (-3) \\
 \hline
 11001
 \end{array}$$



$$\begin{array}{r}
 + 1 \\
 \hline
 0001 \quad (+1)
 \end{array}
 \quad
 \begin{array}{r}
 + 1 \\
 \hline
 0001 \quad (-6)
 \end{array}$$

1's complement

$b_3 b_2 b_1 b_0$	1's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-7
1001	-6
1010	-5
1011	-4
1100	-3
1101	-2
1110	-1
1111	-0

Let K be the negative equivalent of an n-bit positive number P.

The 1's complement representation of K is:

$$K = (2^n - 1) - P$$

This means that K can be obtained by inverting all bits of P.

$$\begin{array}{r} (+5) \\ + (+2) \\ \hline (+7) \end{array}$$

$$\begin{array}{r} 0101 \\ + 0010 \\ \hline 0111 \end{array}$$

$$\begin{array}{r} (-5) \\ + (+2) \\ \hline (-3) \end{array}$$

$$\begin{array}{r} 1010 \\ + 0010 \\ \hline 1100 \end{array}$$

Two values of 0:
+0 = 0000
-0 = 1111

$$\begin{array}{r} (+5) \\ + (-2) \\ \hline (+3) \end{array}$$

$$\begin{array}{r} 0101 \\ + 1101 \\ \hline 10010 \\ \text{---} \\ 0011 \end{array}$$

$$\begin{array}{r} (-5) \\ + (-2) \\ \hline (-7) \end{array}$$


$$\begin{array}{r} 1010 \\ + 1101 \\ \hline 10111 \\ \text{---} \\ 1000 \end{array}$$

Overflow means you crossed over 2 zeros.

Figure 3.8. Examples of 1's complement addition.


2's complement

$b_3 b_2 b_1 b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1




2's complement

- Only one representation for 0.
- One more negative value than positive value.
- Fixed width format for both positive and negative numbers.



2's complement

Negate in 2's complement
by inverting the bits and
adding 1.



2's complement

$b_3 b_2 b_1 b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

The first bit is the sign (+ or -) and the rest of the bits are the value as a binary number if it's positive or 2^n minus the value if it's negative.

For example, in 4-bit 2's complement:

$$+5 = 0101$$

$$-5 = 1011$$

Notice that adding these as unsigned numbers $0101 + 1011 = 10000 = 2^n$, which overflows to 0.

2's complement

$b_3 b_2 b_1 b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

Let K be the negative equivalent of an n-bit positive number P.

Then, in 2's complement representation K is obtained by subtracting P from 2^n , namely

$$K = 2^n - P$$

Deriving 2's complement

For a positive n-bit number P , let K_1 and K_2 denote its 1's and 2's complements, respectively.

$$K_1 = (2^n - 1) - P$$
$$K_2 = 2^n - P$$

Since $K_2 = K_1 + 1$, the 2's complement can be computed by inverting all bits of P and then adding 1.

```
module TwosComplementA( input [ 15:0 ] A,
    output [ 15:0 ] minusA );

    assign minusA = ~A + 1;

endmodule
```

Two's complement in Verilog.

```
module TwosComplementB( input [ 15:0 ] A,  
    output [ 15:0 ] minusA );  
  
    assign minusA = -A;  
  
endmodule
```

Two's complement in Verilog.

```
module TwosComplementC( input signed [ 15:0 ] A,  
    output signed [ 15:0 ] minusA );  
  
    assign minusA = -A;  
  
endmodule
```

Two's complement in Verilog.

Adding in 2's complement

$b_3 b_2 b_1 b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

It always works.

$$\begin{array}{rcl} & \begin{array}{cc} 0010 & (+2) \\ + 0011 & (+3) \\ \hline 0101 & (+5) \end{array} \\[10pt] & \begin{array}{cc} 1110 & (-2) \\ + 1101 & (-3) \\ \hline 1011 & (-5) \end{array} \\[10pt] & \begin{array}{cc} 1110 & (-2) \\ + 0011 & (+3) \\ \hline 0001 & (+1) \end{array} \end{array}$$

$$\begin{array}{r} (+ 5) \\ + (+ 2) \\ \hline (+ 7) \end{array}$$

$$\begin{array}{r} 0101 \\ + 0010 \\ \hline 0111 \end{array}$$

$$\begin{array}{r} (-5) \\ + (+ 2) \\ \hline (-3) \end{array}$$

$$\begin{array}{r} 1011 \\ + 0010 \\ \hline 1101 \end{array}$$

If there is a carry out of the sign bit, it can be ignored.

$$\begin{array}{r} (+ 5) \\ + (-2) \\ \hline (+ 3) \end{array}$$

$$\begin{array}{r} 0101 \\ + 1110 \\ \hline 10011 \end{array}$$

$$\begin{array}{r} (-5) \\ + (-2) \\ \hline (-7) \end{array}$$



$$\begin{array}{r} 1011 \\ + 1110 \\ \hline 11001 \end{array}$$

ignore

ignore

Figure 3.9. Examples of 2's complement addition.

Graphical interpretation of four-bit 2's complement numbers



$$\begin{array}{r}
 (+5) & 0101 \\
 - (+2) & -0010 \\
 \hline
 (+3) &
 \end{array}
 \quad \Rightarrow \quad
 \begin{array}{r}
 0101 \\
 +1110 \\
 \hline
 10011
 \end{array}$$

↑
ignore

$$\begin{array}{r}
 (-5) & 1011 \\
 - (+2) & -0010 \\
 \hline
 (-7) &
 \end{array}
 \quad \Rightarrow \quad
 \begin{array}{r}
 1011 \\
 +1110 \\
 \hline
 11001
 \end{array}$$

↑
ignore

$$\begin{array}{r}
 (+5) & 0101 \\
 - (-2) & -1110 \\
 \hline
 (+7) &
 \end{array}
 \quad \Rightarrow \quad
 \begin{array}{r}
 0101 \\
 +0010 \\
 \hline
 0111
 \end{array}$$

$$\begin{array}{r}
 (-5) & 1011 \\
 - (-2) & -1110 \\
 \hline
 (-3) &
 \end{array}
 \quad \Rightarrow \quad
 \begin{array}{r}
 1011 \\
 +0010 \\
 \hline
 1101
 \end{array}$$

Figure 3.10. Examples of 2's complement subtraction.

Subtraction in Two's Complement

$$A - B = A + (-B) = A + \sim B + 1$$

1) 0010 - 0110

2) 1011 - 1001

3) 1011 - 0001

Subtraction in Two's Complement

$$A - B = A + (-B) = A + \sim B + 1$$

1) $0010 - 0110$

$+2 \quad +6$

0010 (+2)
1001 (~6)
0001 (+1)
1100 (-4)

2) $1011 - 1001$

3) $1011 - 0001$

Subtraction in Two's Complement

$$A - B = A + (-B) = A + \sim B + 1$$

1) 0010 - 0110

1011 (-5)

0110 (~-7)

0001 (+1)

0010 (+2)

2) 1011 - 1001

-5 -7

3) 1011 - 0001

Subtraction in Two's Complement

$$A - B = A + (-B) = A + \sim B + 1$$

1) 0010 - 0110

2) 1011 - 1001

3) 1011 - 0001

-5 +1

1011 (-5)

1110 (~1)

0001 (+1)

1010 (-6)

Sign Extension

To convert from N-bit to M-bit 2's Complement ($N < M$),
simply duplicate sign bit:

1. Convert $(0010)_2$ to 8-bit 2's Complement

2. Convert $(1011)_2$ to 8-bit 2's Complement

Sign Extension

To convert from N-bit to M-bit 2's Complement (N<M),
simply duplicate sign bit:

1. Convert $(0010)_2$ to 8-bit 2's Complement

0000 0010

2. Convert $(1011)_2$ to 8-bit 2's Complement

1111 1011

```
module SignExtendA( input [ 7:0 ] a,
                     output [ 15:0 ] b );
    // Sign-extend both a, replicating A[ 7 ]
    // through eight positions.

    assign b = { { 8 { a[ 7 ] } }, a };

endmodule
```

Sign extend in Verilog using replication and concatenation.

```
module SignExtendB( input signed [ 7:0 ] a,  
                     output signed [ 15:0 ] b );  
  
    // Let the compiler sign-extend a using  
    // the signed keyword.  
  
    assign b = a;  
  
endmodule
```

Sign extend in Verilog using the signed keyword.

```
module AddUnsigned( input [ 3:0 ] A, input [ 7:0 ] B,
    output [ 9:0 ] sum );
    // Verilog pads high-order bits with zeros.

    assign sum = A + B;

endmodule
```

Adding unsigned numbers of different sizes in Verilog.

```
module AddSignedA( input [ 3:0 ] A, input [ 7:0 ] B,
    output [ 9:0 ] sum );

    // Must sign-extend both A and B, replicating
    // A[ 3 ] through six positions and B[ 7 ] through
    // two positions.

    assign sum = { { 6{ A[ 3 ] } }, A } +
                { 2{ B[ 7 ] } }, B };

endmodule
```

Adding signed numbers of different sizes in Verilog.

```
module AddSignedB( input signed [ 3:0 ] A,
                   input [ 7:0 ] B, output signed [ 9:0 ] sum );

  // Let the compiler sign-extend A and B using
  // the signed keyword.



  assign sum = A + B;

endmodule
```

Adding signed numbers of different sizes in Verilog.

Overflows in Two's Complement

Add two positive numbers but get a negative number
or two negative numbers but get a positive number



Overflow Detection in Two's Complement

5	0 1 0 1	-7	1 0 0 1
<u>3</u>	<u>0 0 1 1</u>	<u>-2</u>	<u>1 1 1 0</u>
-8		7	
Overflow		Overflow	

5	0 1 0 1	-3	1 1 0 1
<u>2</u>	<u>0 0 1 0</u>	<u>-5</u>	<u>1 0 1 1</u>
7		-8	
No overflow		No overflow	

Overflow Detection in Two's Complement


5	0 1 0 1	-7	1 0 0 1
<u>3</u>	<u>0 0 1 1</u>	<u>-2</u>	<u>1 1 1 0</u>
-8	1000	7	0111

Overflow Overflow


5	0 1 0 1	-3	1 1 0 1
<u>2</u>	<u>0 0 1 0</u>	<u>-5</u>	<u>1 0 1 1</u>
7	0111	-8	1000

No overflow No overflow

Unsigned addition



Signed addition



Processor instruction sets have both carry and overflow status bits so only one add instruction is needed for either signed or unsigned addition.

Use carryout with unsigned arithmetic.

Use overflow with signed arithmetic.

Generate both carryout and overflow so software can use either.

```
module AdderWithOverflow( input [ 15:0 ] a, b,
    output [ 15:0 ] s, carryOut, overflow );

    // Carryout is a carry from the MSB in
    // unsigned arithmetic.

    // Overflow is a carry from the MSB in
    // signed arithmetic into the sign bit.


    assign { carryOut, s } = a + b,
        overflow = a[ 15 ] == b[ 15 ] &&
                    a[ 15 ] != s[ 15 ];

endmodule
```


Overflow and carry detection in Verilog.

Adders

$$\begin{array}{r}
 a \\
 + b \\
 \hline
 c \ s
 \end{array}
 \quad
 \begin{array}{c|c}
 0 & 0 \\
 0 & +1 \\
 \hline
 0 & 1 \\
 1 & +0 \\
 \hline
 1 & 0
 \end{array}
 \quad
 \begin{array}{c|c}
 1 & 1 \\
 +0 & \\
 \hline
 0 & 1
 \end{array}
 \quad
 \begin{array}{c|c}
 1 & 1 \\
 +1 & \\
 \hline
 1 & 0
 \end{array}$$



a	b	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Addition of one-bit binary numbers.

When we add numbers we get carries.

In decimal

$$\begin{array}{r} 110 \\ 1492 \\ + 525 \\ \hline 2017 \end{array}$$

In binary

$$\begin{array}{r} 011 \\ 1011 \\ + 011 \\ \hline 1110 \end{array}$$

c_i	x_i	y_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(a) Truth table

c_i	$x_i y_i$	00	01	11	10
0			1		
1		1		1	

$$s_i = x_i \oplus y_i \oplus c_i$$

c_i	$x_i y_i$	00	01	11	10
0				1	
1			1	1	1

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

(b) Karnaugh maps






Figure 3.3. Full-adder.




Block diagram



Detailed diagram

A full adder built using half adders.



An n -bit ripple-carry adder.


```

module FullAdderA( input cin, a, b,
                    output s, cout );

    wire x, y, z;
    xor ( s, a, b, cin );
    and ( x, a, b );
    and ( y, a, cin );
    and ( z, b, cin );
    or ( cout, x, y, z );

endmodule

```



A full adder in Verilog.


```

module FullAdderB( input cin, a, b,
                    output s, cout );

    wire x, y, z;
    xor ( s, a, b, cin );
    and ( x, a, b ),
          ( y, a, cin ),
          ( z, b, cin );
    or ( cout, x, y, z );

endmodule

```




A full adder in Verilog.

```

module FullAdderC( input cin, a, b,
                    output s, cout );
    assign s = a ^ b ^ cin;
    assign cout = a & b | a & cin | b & cin;
endmodule

```




A full adder in Verilog.

```


module FullAdderD( input cin, a, b,
                    output s, cout );
  assign s = a ^ b ^ cin,
        cout = a & b | a & cin | b & cin;
endmodule

```



A full adder in Verilog.

```
module FullAdderE( input cin, a, b,  
    output s, cout );  
  
    assign { cout, s } = a + b + cin;  
  
endmodule
```



A full adder in Verilog.


```

module FourBitAdderA( input cin, input [ 3:0 ] a, b,
                      output cout, output [ 3:0 ] s );

  wire [ 3:1 ] c;
  FullAdderE( cin,      a[ 0 ], b[ 0 ], s[ 0 ], c[ 1 ] );
  FullAdderE( c[ 1 ],    a[ 1 ], b[ 1 ], s[ 1 ], c[ 2 ] );
  FullAdderE( c[ 2 ],    a[ 2 ], b[ 2 ], s[ 2 ], c[ 3 ] );
  FullAdderE( c[ 3 ],    a[ 3 ], b[ 3 ], s[ 3 ], cout );

endmodule

```



A 4-bit adder in Verilog.

```
module NBitAdderA( input cin, input [ n - 1:0 ] a, b,
    output cout, output [ n - 1:0 ] s );

parameter n = 16;
wire [ n:0 ] c;
assign c[ 0 ] = cin,
      cout    = c[ n ];

generate
    genvar i;
    for ( i = 0; i <= n; i = i + 1 )
        begin : fa
            FullAdderE stage( c[ i ], a[ i ], b[ i ], s[ i ],
                c[ i + 1 ] );
        end
endgenerate

endmodule
```

An n-bit adder in Verilog.

```
module NBitAdderB( input cin, input [ n - 1:0 ] a, b,
    output reg cout, output reg [ n - 1:0 ] s );

parameter n = 16;
reg [ n:0 ] c;
integer i;

always @(*)
begin
c[ 0 ] = cin;
for ( i = 0; i < n; i = i + 1 )
begin
    s[ i ] = a[ i ] ^ b[ i ] ^ c[ i ];
    c[ i + 1 ] = a[ i ] & b[ i ] |
                    a[ i ] & c[ i ] |
                    b[ i ] & c[ i ];
end
cout = c[ n ];
end

endmodule
```

An n-bit adder in Verilog.

```
module NBitAdderC( input cin, input [ n - 1:0 ] a, b,
    output reg cout, output reg [ n - 1:0 ] s );

parameter n = 16;

always @(*)
begin
    reg [ n:0 ] c;
    integer i;
    c[ 0 ] = cin;
    for ( i = 0; i < n; i = i + 1 )
        begin
            s[ i ] = a[ i ] ^ b[ i ] ^ c[ i ];
            c[ i + 1 ] = a[ i ] & b[ i ] |
                            a[ i ] & c[ i ] |
                            b[ i ] & c[ i ];
        end
    cout = c[ n ];
end

endmodule
```

An n-bit adder in Verilog.

```
module NBitAdderD( input cin, input [ n - 1:0 ] a, b,
    output cout, output [ n - 1:0 ] s );

parameter n = 16;
assign { cout, s } = a + b + cin;

endmodule
```

An n-bit adder in Verilog.






Figure 3.6. Circuit that multiplies an eight-bit unsigned number by 3.





Adder/subtractor unit: When Subtract = 1, it subtracts. When Subtract = 0, it adds.
 (Two's complement = invert all bits and add 1.)

Critical path

Performance

Measure the largest delay from operands being presented as inputs until all output bits are valid.

Often referred to as the *critical path delay*.



An n -bit ripple-carry adder has 2 gate delays per bit.

Generate & propagate

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$c_{i+1} = g_i + p_i c_i$$




Figure 3.14. A ripple-carry adder based on Expression 3.3.
Delay = $2n + 1$ gate delays, where n = number of stages (bits)




Figure 3.15. The first two stages of a carry-lookahead adder.

Generate & propagate

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1(g_0 + p_0 c_0) = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2(g_1 + p_1 g_0 + p_1 p_0 c_0)$$

$$= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

⋮

$$c_{i+1} = g_i + \sum_{j=0}^{i-1} \left(g_j \prod_{k=j+1}^i p_k \right) + c_0 \prod_{k=0}^i p_k$$




Figure 3.16. A hierarchical carry-lookahead adder with
ripple-carry between blocks.






Figure 3.17. A hierarchical carry-lookahead adder.

multiplexers and decoders

- A *multiplexer* is a many-to-one function, selecting from a set of inputs (which could be vectors).
- An *encoder* or *decoder* translates from one encoding to another.
 1. Select highest priority.
 2. 4-bit binary to 1-of-16 select.
 3. 4-bit binary to 7-segment display.

The Multiplexer




s	f
0	a
1	b

Selects a or b based on s , *multiplexing* these signals onto the output f .

Multiplexer

1. An element that selects data from one of many input lines and directs it to a single output line
2. Input: 2^N input lines and N selection lines
3. Output: The data from *one* selected input line
4. Multiplexer often abbreviated as MUX



```


module Mux2To1A(
    input s, a, b,
    output f );

    wire g, h, k;
    not ( k, s );
    and ( g, k, a ),
          ( h, s, b );
    or  ( f, g, h );

endmodule


```

Structural code for a multiplexer.



```
module Mux2To1D(
    input s, a, b,
    output f );
    assign f = ~s & a | s & b;
endmodule
```

Continuous assignment.




```

module Mux2To1F(
    input s, a, b,
    output reg f );
    always @( s, a, b )
        if ( s )
            f = b;
        else
            f = a;
endmodule

```


Behavioral description of a multiplexer.



Schematic symbol

s_1	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3

Truth table



Circuit

A 4-to-1 multiplexer.




Figure 4.3. Using 2-to-1 multiplexers to build a 4-to-1 multiplexer.


```

module Mux4to1A( input [ 0:3 ] x, input [ 1:0 ] s,
    output f );

    assign f = s == 0 ? x[ 0 ] :
                s == 1 ? x[ 1 ] :
                s == 2 ? x[ 2 ] : x[ 3 ];

endmodule

```




A 4-to-1 multiplexer.

```

module Mux4to1B( input [ 0:3 ] x, input [ 1:0 ] s,
    output f );
    assign f = s[ 1 ] ?
        s[ 0 ] ? x[ 3 ] : x[ 2 ] :
        s[ 0 ] ? x[ 1 ] : x[ 0 ];
endmodule

```




A 4-to-1 multiplexer.

```

module Mux4to1C( input [ 0:3 ] x, input [ 1:0 ] s,
    output reg f );

    always @(*)
        if ( s == 0 )
            f = x[ 0 ];
        else
            if ( s == 1 )
                f = x[ 1 ];
            else
                if ( s == 2 )
                    f = x[ 2 ];
                else
                    f = x[ 3 ];
endmodule

```




A 4-to-1 multiplexer.

```

module Mux4to1D( input [ 0:3 ] x, input [ 1:0 ] s,
    output reg f );

    always @(*)
        case ( s )
            0: f = x[ 0 ];
            1: f = x[ 1 ];
            2: f = x[ 2 ];
            3: f = x[ 3 ];
        endcase
    endmodule

```



A 4-to-1 multiplexer.


```

module Mux4to1E( input [ 0:3 ] x, input [ 1:0 ] s,
    output f );

    wire a, b;
    Mux2to1A ma ( x[ 0 ], x[ 1 ], s[ 0 ], a );
    Mux2to1A mb ( x[ 2 ], x[ 3 ], s[ 0 ], b );
    Mux2to1A mf ( a, b, s[ 1 ], f );


endmodule

```




A 4-to-1 multiplexer.


```
module Mux4to1F( input [ 0:3 ] x, input [ 1:0 ] s,  
    output f );  
  
    assign f = x[ s ];  
  
endmodule
```




A 4-to-1 multiplexer.



An 8-to-1 multiplexer.



A 16-to-1 multiplexer.



A 16-to-1 multiplexer built from 4-to-1 multiplexers.

```
module Mux16to1A( input [ 0:15 ] w,
                   input [ 3:0 ] s, output f );

  wire [ 0:3 ] m;

  Mux4to1 m1 ( w[ 0:3 ], s[ 1:0 ], m[ 0 ] );
  Mux4to1 m2 ( w[ 4:7 ], s[ 1:0 ], m[ 1 ] );
  Mux4to1 m3 ( w[ 8:11 ], s[ 1:0 ], m[ 2 ] );
  Mux4to1 m4 ( w[ 12:15 ], s[ 1:0 ], m[ 3 ] );
  Mux4to1 m5 ( m[ 0:3 ], s[ 3:2 ], f       );

endmodule
```

A16-to-1 multiplexer.

```
module Mux16to1B( input [ 0:15 ] w,
                   input [ 3:0 ] s, output reg f );

  always @(*)
    case ( s )
      0: f = w[ 0 ];
      1: f = w[ 1 ];
      2: f = w[ 2 ];
      3: f = w[ 3 ];
      4: f = w[ 4 ];
      5: f = w[ 5 ];
      6: f = w[ 6 ];
      7: f = w[ 7 ];
      8: f = w[ 8 ];
      9: f = w[ 9 ];
      10: f = w[ 10 ];
      11: f = w[ 11 ];
      12: f = w[ 12 ];
      13: f = w[ 13 ];
      14: f = w[ 14 ];
      15: f = w[ 15 ];
    endcase

  endmodule
```

```
module Mux16to1C( input [ 0:15 ] w,
                   input [ 3:0 ] s, output reg f );

  always @(*)
    begin
      if ( s == 0 ) f = w[ 0 ];
      if ( s == 1 ) f = w[ 1 ];
      if ( s == 2 ) f = w[ 2 ];
      if ( s == 3 ) f = w[ 3 ];
      if ( s == 4 ) f = w[ 4 ];
      if ( s == 5 ) f = w[ 5 ];
      if ( s == 6 ) f = w[ 6 ];
      if ( s == 7 ) f = w[ 7 ];
      if ( s == 8 ) f = w[ 8 ];
      if ( s == 9 ) f = w[ 9 ];
      if ( s == 10 ) f = w[ 10 ];
      if ( s == 11 ) f = w[ 11 ];
      if ( s == 12 ) f = w[ 12 ];
      if ( s == 13 ) f = w[ 13 ];
      if ( s == 14 ) f = w[ 14 ];
      if ( s == 15 ) f = w[ 15 ];
    end

endmodule
```


```
module Mux16to1D( input [ 0:15 ] w,
                   input [ 3:0 ] s, output reg f );

  always @(*)
    begin
      integer p;
      for ( p = 0; p < 16; p = p + 1 )
        if ( s == p )
          f = w[ p ];
    end


endmodule
```

```
module Mux16to1E( input [ 0:15 ] w,
    input [ 3:0 ] s, output f );
    assign f = w[ s ];
endmodule
```

Synthesis of logic functions using multiplexers




A 2×2 crossbar switch



Implementation using multiplexers


A practical application of multiplexers.

w_1	w_2	f
0	0	0
0	1	1
1	0	1
1	1	0



Implementation using a 4-to-1 multiplexer

w_1	w_2	f
0	0	0
0	1	1
1	0	1
1	1	0




Modified truth table

Circuit

Synthesis of a logic function using multiplexers.

w_1	w_2	w_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




Synthesis of 3-input function using an 8-to-1 multiplexer.

w_1	w_2	w_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

w_1	w_2	f
0	0	0
0	1	w_3
1	0	w_3
1	1	1

Modified truth table




A 3-input majority function using a 4-to-1 multiplexer.

w_1	w_2	w_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$w_2 \wedge w_3$$

$$(w_2 \wedge w_3)'$$

Truth table




Circuit

A 3-input XOR implemented with 2-to-1 multiplexers.

w_1	w_2	w_3	f
0	0	0	0
0	0	1	1 } w_3
0	1	0	1 } w_3'
0	1	1	0 } w_3'
1	0	0	1 } w_3'
1	0	1	0 }
1	1	0	0 }
1	1	1	1 }

Truth table



Circuit

A 3-input XOR function implemented with a 4-to-1 multiplexer.


Shannon's expansion theorem

Any Boolean function $f(w_1, w_2, \dots, w_n)$ can be written in the form:

$$f(w_1, w_2, \dots, w_n) = \\ w_1' f(0, w_2, \dots, w_n) \\ + w_1 f(1, w_2, \dots, w_n)$$

$f(0, w_2, \dots, w_n)$ is a *cofactor* of f with respect to w_1' , written $f_{w_1'}$

$f(1, w_2, \dots, w_n)$ is a *cofactor* of f with respect to w_1 , written f_{w_1}




(a) Shannon's expansion of the function f .

Figure 4.10. The three-input majority function implemented using a 2-to-1 multiplexer.

w_1	w_2	w_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

The diagram illustrates the implementation of the three-input majority function using a 2-to-1 multiplexer. The truth table shows the output f for all combinations of inputs w_1, w_2, w_3 . The multiplexer's select lines are determined by the inputs w_1 and w_2 , while its data inputs are $w_2 + w_3$.

(b) Truth table



(b) Circuit


$$f = w_1' w_3' + w_1 w_2 + w_1 w_3$$

Shannon's expansion for a 2-in mux:


$$\begin{aligned} f &= w_1' f_{w_1'} + w_1 f_{w_1} \\ &= w_1' (w_3') + w_1 (w_2 + w_3) \end{aligned}$$

For a 4-in mux, expand again:

$$\begin{aligned} f &= w_1' w_2' f_{w_1' w_2'} + w_1' w_2 f_{w_1' w_2} \\ &\quad + w_1 w_2' f_{w_1 w_2'} + w_1 w_2 f_{w_1 w_2} \\ &= w_1' w_2' (w_3') + w_1' w_2 (w_3') \\ &\quad + w_1 w_2' (w_3) + w_1 w_2 (1) \end{aligned}$$



(a) Using a 2-to-1 multiplexer



(b) Using a 4-to-1 multiplexer

Figure 4.11. The circuits synthesized in Example 4.5.

$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$

Shannon's expansion:

$$\begin{aligned} f &= w_1' (w_2 w_3) + w_1 (w_2 + w_3 + w_2 w_3) \\ &= w_1' (w_2 w_3) + w_1 (w_2 + w_3) \end{aligned}$$

Let $g = w_2 w_3$ and $h = w_2 + w_3$.

Expanding both g and h using w_2 gives:

$$g = w_2' (0) + w_2 (w_3)$$

$$h = w_2' (w_3) + w_2 (1)$$




Figure 4.12. A 3-input majority function.

Decoders in Verilog

Select one of many outputs
or transform data.

```
module Decode2to4A( input [ 1:0 ] s, input enable,
                     output reg [ 0:3 ] f );

    always @(*)
        if ( enable )
            case ( s )
                0: f = 4'b1000;
                1: f = 4'b0100;
                2: f = 4'b0010;
                3: f = 4'b0001;
            endcase
        else
            f = 4'b0000;
    endmodule
```

A 2-to-4 binary decoder.

```
module Decode2to4B( input [ 1:0 ] s, input enable,
    output reg [ 0:3 ] f );

    always @(*)
        case ( { enable, s } )
            3'b100: f = 4'b1000;
            3'b101: f = 4'b0100;
            3'b110: f = 4'b0010;
            3'b111: f = 4'b0001;
            default: f = 4'b0000;
        endcase

    endmodule
```

A 2-to-4 binary decoder.

```
module Decode2to4C( input [ 1:0 ] s, input enable,
                     output reg [ 0:3 ] f );

    always @(*)
        casex ( { enable, s } )
            3'b0xx:   f = 4'b0000;
            3'b100:   f = 4'b1000;
            3'b101:   f = 4'b0100;
            3'b110:   f = 4'b0010;
            3'b111:   f = 4'b0001;
        endcase

    endmodule
```

A 2-to-4 binary decoder.

```
module Decode4to16A( input [ 3:0 ] s, input enable,
                      output reg [ 0:15 ] f );

    wire [ 0:3 ] m;

    Decode2to4 d1( s[ 3:2 ], enable, m[ 0:3 ] );
    Decode2to4 d2( s[ 1:0 ], m[ 0 ], f[ 0:3 ] );
    Decode2to4 d3( s[ 1:0 ], m[ 1 ], f[ 4:7 ] );
    Decode2to4 d4( s[ 1:0 ], m[ 2 ], f[ 8:11 ] );
    Decode2to4 d5( s[ 1:0 ], m[ 3 ], f[ 12:15 ] );

endmodule
```

A 4-to-16 binary decoder.

```
module Decode4to16B(input [ 3:0 ] s, input enable,  
                      output reg [ 0:15 ] f );  
  
    assign f = enable ? 1 << s : 0;  
  
endmodule
```

A 4-to-16 binary decoder.

```


module SevenSegment ( i nput [ 3:0 ] hex,
    output reg [ 0:6 ] segments );

always @( hex )
    case ( hex )
        0: segments = 7' b1111110;
        1: segments = 7' b0110000;
        2: segments = 7' b1101101;
        3: segments = 7' b1111001;
        4: segments = 7' b0110011;
        5: segments = 7' b1011011;
        6: segments = 7' b1011111;
        7: segments = 7' b1110000;
        8: segments = 7' b1111111;
        9: segments = 7' b1111011;
        10: segments = 7' b1110111;
        11: segments = 7' b0011111;
        12: segments = 7' b1001110;
        13: segments = 7' b0111101;
        14: segments = 7' b1001111;
        15: segments = 7' b1000111;

endcase

endmodul e

```



Exercise: Write a Verilog module that will count leading zeroes in an 8-bit value.

Exercise: Write a Verilog module that will count leading zeroes in an 8-bit value.

```
module clz ( input [7:0] u, output reg [3:0] count );
  always @*
    casex ( u )
      8' b1xxx_xxxx: count = 0;
      8' b01xx_xxxx: count = 1;
      8' b001x_xxxx: count = 2;
      8' b0001_xxxx: count = 3;
      8' b0000_1xxx: count = 4;
      8' b0000_01xx: count = 5;
      8' b0000_001x: count = 6;
      8' b0000_0001: count = 7;
      8' b0000_0000: count = 8;
    endcase
endmodule
```

Undefined variables in Verilog

Sometime you get an error.
Sometimes you don't.

```
// Some scaffolding to allow tests of undefined variables
// and default values using the LEDs on the DE1-SoC boards.

module Display( input a, output [ 9:0 ] LEDR );

    // if a = 0, displays as 0001110000
    // if a = 1, displays as 0100100111

    assign LEDR[ 9:8 ] = a,
           LEDR[ 7:6 ] = !a,
           LEDR[ 5:4 ] = ~a,
           LEDR[ 3:2 ] = !( !a ),
           LEDR[ 1:0 ] = -a );

endmodule
```

```
module NoError1( output [9:0] LEDR );  
  
    // Generates "created implicit net" warning and  
    // causes zork to have the value 0.  
  
    Display d( zork, LEDR );  
  
endmodule
```

```
module NoError2( output [9:0] LEDR );  
    // Causes zork to have the value 0.  
  
    wire zork;  
    Display d( zork, LEDR );  
  
endmodule  
  
  
module NoError3( output [9:0] LEDR );  
    // Causes zork to have the value 0.  
  
    reg zork;  
    Display d( zork, LEDR );  
  
endmodule
```

```
module Initialize1( output [9:0] LEDR );  
    // Causes zork to have the initial value 1.  
  
    wire zork = 1;  
    Display d( zork, LEDR );  
  
endmodule  
  
  
module Initialize2( output [9:0] LEDR );  
    // Causes zork to have the initial value 1.  
  
    reg zork = 1;  
    Display d( zork, LEDR );  
  
endmodule
```

```
module CompileError( output [ 9:0 ] LEDR );  
  
    // Generates an "object "zork" is not declared"  
    // compile error if the wire definition is commented out.  
  
    // wire zork;  
  
    assign LEDR[ 9:8 ] = zork;  
    assign LEDR[ 7:6 ] = !zork;  
    assign LEDR[ 5:4 ] = ~zork;  
    assign LEDR[ 3:2 ] = !( !zork );  
  
endmodule
```